Part Number Hot Search : 
GBPC4004 SG1577A B1206CX UTC1062A HT48F10E TA7612AP TIP12 BDR2G
Product Description
Full Text Search
 

To Download U6808B-MFPG3Y Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Features
* * * * *
Digital Self-supervising Watchdog with Hysteresis One 250-mA Output Driver for Relay Enable Output Open Collector 8 mA Over/Undervoltage Detection ENABLE and RELAY Outputs Protected Against Standard Transients and 40V Load Dump * ESD Protection According to MIL-STD-883 D Test Method 3015.7 - Human Body Model: 2 kV (100 pF, 1.5 k) - Machine Model: 200 V (200 pF, 0)
Special Fail-safe IC U6808B
1. Description
The U6808B is designed to support the fail-safe function of a safety critical system (e.g., ABS). It includes a relay driver, a watchdog controlled by an external R/C-network and a reset circuit initiated by an over and undervoltage condition of the 5-V supply providing a low-level reset signal. Figure 1-1. Block Diagram
VS VS Bandgap reference 2.44 V Power-on reset RESET Reset debounce + RELAY Reset delay
+ -
Under/ overvoltage detection
ENABLE RIN + + -
Internal oscillator Watchdog RC oscillator
Current limitation
WDI
GND
WDC
Rev. 4707B-AUTO-10/05
2. Pin Configuration
Figure 2-1. Pinning SO8
RELAY
1
8
VS
GND
2
7
RIN
ENABLE
3
6
WDI
WDC
4
5
RESET
Table 2-1.
Pin 1 2 3 4 5 6 7 8
Pin Description
Symbol RELAY GND ENABLE WDC RESET WDI RIN VS Type Open collector driver output Supply Digital output Analog input Digital output Digital input Digital input Supply Function Fail-safe relay driver Standard ground Negative reset signal External RC for watchdog timer Negative reset signal Watchdog trigger signal Activation of relay driver 5-V supply Logic No signal: driver off Low: driver on No signal Low: reset No signal Low: reset Pulse sequence High: driver on Low: driver off -
2
U6808B
4707B-AUTO-10/05
U6808B
3. Fail-safe Functions
A fail-safe IC has to maintain its monitoring function even if there is a fault condition at one of the pins (e.g., short circuit). This ensures that a microcontroller system is not brought into a critical status. A critical status is reached if the system is not able to switch off the relay and to give a signal to the microcontroller via the ENABLE and RESET outputs. The following table shows the fault conditions for the pins.
Table 3-1.
Pin RIN
Table of Fault Conditions
Function Digital input to activate the fail-safe relay Short to VS Relay on Short to VBat Relay on Short to GND Relay off Open Circuit Relay off
WDI
Watchdog trigger Watchdog reset input Capacitor and resistor of watchdog Driver of the failsafe relay Watchdog reset
Watchdog reset
Watchdog reset
Watchdog reset
OSC
Watchdog reset
Watchdog reset
Watchdog reset
RELAY
Relay on
Relay off
4. Truth Tables
Table 4-1. Truth Table for Over and Undervoltage Conditions
RESET Output (RESET) High High Low Low Low Low Enable Output Driver (ENABLE) Off Off On On On On
Relay Output Driver Supply Voltage Relay Input (RIN) (RELAY) (VS) Normal Too low Too high Low High Low High Low High Off On Off Off Off Off
Table 4-2.
Truth Table for Watchdog Failures (Reset Output Do Not Care)
Relay Input (RIN) Low High Low High Low High Relay Output Driver (RELAY) Off On Off Off Off Off Enable Output Driver (ENABLE) Off Off On On On On
Watchdog Input (WDI) Normal Too slow Too fast
3
4707B-AUTO-10/05
5. Description of the Watchdog
Figure 5-1. Watchdog Block Diagram
RCOSC
Binary counter
Dual MUX
WDI
Slope detector
Up/down counter
RS-FF
WD-OK
RESET OSCERR
5.1
Abstract
The microcontroller is monitored by a digital window watchdog which accepts an incoming trigger signal of a constant frequency for correct operation. The frequency of the trigger signal can be varied in a broad range as the watchdog's time window is determined by external R/C components. The following description refers to the block diagram, see Figure 5-1.
5.2
WDI Input
The microcontroller has to provide a trigger signal with the frequency fWDI which is fed to the WDI input. A positive edge of fWDI detected by a slope detector resets the binary counter and clocks the up/down counter additionally. The latter one counts only from 0 to 3 or reverse. Each correct trigger increments the up/down counter by 1, each wrong trigger decrements it by 1. As soon as the counter reaches status 3 the RS flip-flop is set (see Figure 5-2). A missing incoming trigger signal is detected after 250 clocks of the internal watchdog frequency fRC (see section "WD-OK Output") and resets the up/down counter directly.
5.3
RCOSC Input
With an external R/C circuitry the IC generates a time base (frequency fWDC) independent from the microcontroller. The watchdog's time window refers to a frequency of fWDC = 100 x fWDI
5.4
OSCERR Input
A smart watchdog has to ensure that internal problems with its own time base are detected and do not lead to an undesired status of the complete system. If the RC oscillator stops oscillating a signal is fed to the OSCERR input after a time-out delay. It resets the up/down counter and disables the WD-OK output. Without this reset function the watchdog would freeze in its current status when fRC stops.
4
U6808B
4707B-AUTO-10/05
U6808B
5.5 RESET Input
During power-on and under/overvoltage detection a reset signal is fed to this pin. It resets the watchdog timer and sets the initial state.
5.6
WD-OK Output
After the up/down counter is incremented to status 3 (see Figure 5-2) the RS flip-flop is set and the WD-OK output becomes logic 1. This information is available for the microcontroller at the open-collector output ENABLE. If on the other hand the up/down counter is decremented to 0 the RS flip-flop is reset, the WD-OK output and the ENABLE output are disabled. The WD-OK output also controls a dual MUX stage which shifts the time window by one clock after a successful trigger, thus forming a hysteresis to provide stable conditions for the evaluation of the trigger signal good or false. The WD-OK signal is also reset in case the watchdog counter is not reset after 250 clocks (missing trigger signal).
5.7
Watchdog State Diagram
Figure 5-2. Watchdog State Diagram
good Initial status bad bad O/F bad good 1/F good bad 2/F good 1/NF bad bad 3/NF 2/NF good good
5.8
Explanation
In each block, the first character represents the state of the counter. The second notation indicates the fault status of the counter. A fault status is indicated by an F and a no fault status is indicated by an NF. When the watchdog is powered up initially, the counter starts out at the 0/F block (initial state). Good indicates that a pulse has been received whose width resides within the timing window. Bad indicates that a pulse has been received whose width is either too short or too long.
5
4707B-AUTO-10/05
5.9
5.9.1
Watchdog Window Calculation
Example with Recommended Values Cosc = 3.3 nF (should be preferably 10%, NPO) Rosc = 39 k (may be 5%, Rosc < 100 k due to leakage current and humidity)
5.9.2
RC Oscillator tWDC(s) = 10-3 x [Cosc (nF) x [(0.00078 x Rosc (k)) + 0.0005]] fWDC(Hz) = 1/(tWDC)
5.9.3
Watchdog WDI fWDI(Hz) =0.01 x fWDC tWDC = 100 s fWDC = 10 kHz fWDI = 100 Hz tWDI = 10 ms
5.9.3.1
WDI Pulse Width for Fault Detection after 3 Pulses Upper watchdog window Minimum: 169/fWDC = 16.9 ms fWDC/169 = 59.1 Hz Maximum: 170/fWDC = 17.0 ms fWDC/170 = 58.8 Hz Lower watchdog window Minimum: 79/fWDC = 7.9 ms fWDC/79 = 126.6 Hz Maximum: 80/fWDC = 8.0 ms fWDC/80 = 125.0 Hz
5.9.3.2
WDI Dropouts for Immediate Fault Detection Minimum: 250/fWDC = 25 ms Maximum: 251/fWDC = 25.1 ms Watchdog Timing Diagram with Tolerances
79/fWDC 80/fWDC 169/fWDC 170/fWDC 250/fWDC 251/fWDC
Figure 5-3.
Time/s
Watchdog window update rate is good Update rate is Update rate is too either too fast or fast good Update rate is Update rate is Update rate is too either too slow or Pulse has either too slow or slow pulse has dropped out good dropped out
5.9.3.3
Reset Delay The duration of the over or undervoltage pulses determines the enable and reset output. A pulse duration shorter than the debounce time has no effect on the outputs. A pulse longer than the debounce time results in the first reset delay. If a pulse appears during this delay, a second delay time is triggered. Therefore, the total reset delay time can be longer than specified in the data sheet.
6
U6808B
4707B-AUTO-10/05
U6808B
6. Absolute Maximum Ratings
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Parameters Supply-voltage range Power dissipation VS = 5V, Tamb = -40C VS = 5V, Tamb = +125C Thermal resistance Junction temperature Ambient temperature range Storage temperature range Symbol VS Ptot Ptot Rthja Tj Tamb Tstg Value -0.2 to +16 250 150 160 150 -40 to +125 -55 to +155 Unit V mW mW K/W C C C
7. Electrical Characteristics
VS = 5V, Tamb = -40 to +125C, reference pin is GND, fintern = 100 kHz + 50% - 45%, fWDC = 10 kHz 10%, fWDI = 100 Hz Parameters Supply Voltage Operation range general Operation range reset Supply Current Relay off Relay on Digital Input WDI Detection low Detection high Resistance to VS Input current low Input current high Zener clamping voltage Digital Input RIN Detection low Detection high Resistance to GND Input current low Input current high Zener clamping voltage Input voltage = 0V Input voltage = VS VZRIN -0.2 0.7 x VS 10 -5 100 20 0.2 x VS VS + 0.5 V 40 +5 550 24 V V k A A V Input voltage = 0V Input voltage = VS VZWDI -0.2 0.7 x VS 10 100 -5 20 0.2 x VS VS + 0.5V 40 550 +5 24 V V k A A V Tamb = -40C Tamb = +125C Tamb = -40C Tamb = +125C 6 15 mA mA VS VS 4.5 1.2 5.5 16.0 V V Test Conditions Symbol Min. Typ. Max. Unit
7
4707B-AUTO-10/05
7. Electrical Characteristics (Continued)
VS = 5V, Tamb = -40 to +125C, reference pin is GND, fintern = 100 kHz + 50% - 45%, fWDC = 10 kHz 10%, fWDI = 100 Hz Parameters Test Conditions Symbol Min. 0.7 x VS + 0.1 0 VZRESET Switch to low Switch back to high I 8 mA VZEN Ilim VEN = 5V VEN = 16V VEN = 26V Switch to low Switch back to high I 250 mA I 130 mA Tamb = -40 to +90C Tamb > 90C IEN5 IEN16 IEN26 tdeb tdel VRsat VRsat IR IR VZR VR = 16V VR = 26V IR16 IR26 VS VS 4.5 5.35 25 120 20 ROSC = 39 k, COSC = 3.3 nF 320 50 250 200 26 30 20 200 4.7 5.6 100 500 80 30 120 320 85 0.5 0.3 tdeb tdel 0.01 26 8 20 100 200 500 26 120 320 50 0.5 30 Typ. Max. Unit Digital Output RESET with Internal Pull-up Voltage high Voltage low Zener clamping voltage Reset debounce time Reset delay time Saturation voltage low Zener clamping voltage Current limitation Leakage current Reset debounce time Reset delay time Relay Driver Output RELAY Saturation voltage Maximum load current Zener clamping voltage Turn-off energy Leakage current Reset and VS Control Lower reset level Upper reset level Hysteresis Reset debounce time Reset delay RC Oscillator WDC Oscillator frequency Watchdog Timing Power-on-reset prolongation time Detection time for RC oscillator fault Time interval for over-/undervoltage detection Reaction time of RESET output over/undervoltage VRC = constant tPOR tRCerror tD,OUV tR,OUV 34.3 81.9 0.16 0.187 103.1 246 0.64 0.72 ms ms ms ms fWDC 9 10 11 kHz V V mV s ms V V mA mA V mJ A A Pull-up = 6 k I 1 mA 1.2V < VS < 16V VS 0.3 30 500 V
V V s ms V V mA A A A s ms
Digital Output ENABLE with Open Collector
8
U6808B
4707B-AUTO-10/05
U6808B
7. Electrical Characteristics (Continued)
VS = 5V, Tamb = -40 to +125C, reference pin is GND, fintern = 100 kHz + 50% - 45%, fWDC = 10 kHz 10%, fWDI = 100 Hz Parameters Nominal frequency for WDI Nominal frequency for WDC Minimum pulse duration for a securely WDI input pulse detection Frequency range for a correct WDI signal Number of incorrect WDI trigger counts for locking the outputs Number of correct WDI trigger counts for releasing the outputs Detection time for a stucked WDI signal Watchdog Timing Relative to fWDC Minimum pulse duration for a securely WDI input pulse detection Frequency range for a correct WDI signal Hysteresis range at the WDI ok margins Detection time for a dropped out WDI signal VWDI = constant 250 80 1 251 2 169 Cycles Cycles Cycle Cycles VWDI = constant Test Conditions fRC = 100 x fWDI fWDI = 1/100 x fWDC Symbol fWDI fWDC tP,WDI fWDI nlock nrelease tWDIerror 24.5 Min. 10 1 182 64.7 3 3 25.5 ms 112.5 Typ. Max. 130 13 Unit Hz kHz s Hz
8. Protection against Transient Voltages According to ISO TR 7637-3 Level 4 (Except Pulse 5)
Pulse 1 2 3a 3b 5 Note: Voltage -110V +110V -160V +150V 40V Source Resistance(1) 10 10 50 50 2 Rise Time 100V/s 100V/s 30V/ns 20V/ns 10V/ms Duration 2 ms 0.05 ms 0.1s 0.1s 250 ms Amount 15.000 15.000 1h 1h 20
1. Relay driver: relay coil with Rmin = 70 to be added
9
4707B-AUTO-10/05
9. Timing Diagrams
Figure 9-1. Watchdog in Too-fast Condition
Normal operation 5V WDI 0V V Batt RELAY 0V 5V ENABLE 0V Don't care WDI too fast Normal operation
Figure 9-2.
Watchdog in Too-slow Condition
Normal operation 5V WDI 0V V Batt RELAY 0V 5V ENABLE 0V Don't care WDI too slow Normal operation
10
U6808B
4707B-AUTO-10/05
U6808B
Figure 9-3. Overvoltage Condition
Overvoltage condition > 120 s > 5.6 V 5V VS 0V V Batt RELAY 0V 5V ENABLE 0V 5V RESET 0V Reset debounce time 1 Reset delay 2nd Reset delay
st
< 120 s > 5.6 V
3 good WDI pulses
Don't care
Figure 9-4.
Undervoltage Condition
Undervoltage condition > 120 s 5V VS 0V V Batt < 4.5 V < 4.5 V < 120 s
RELAY 0V 5V ENABLE 0V 5V RESET 0V Reset debounce time 1 Reset delay 2nd Reset delay
st
3 good WDI pulses
Don't care
11
4707B-AUTO-10/05
Figure 9-5.
Application Circuit
VS = 5 V C
100 Hz C
C
8 0.01 F
7
6
5
U6808B
1 Relay C V Batt 2 3 4 Cosc 3.3 nF
Rosc 39 k
12
U6808B
4707B-AUTO-10/05
U6808B
10. Ordering Information
Extended Type Number U6808B-MFPY U6808B-MFPG3Y Package SO8 SO8 Remarks Tube, Pb-free Taped and reeled, Pb-free
11. Package Information
Package SO8
Dimensions in mm
5.00 4.85 1.4 0.4 1.27 3.81 8 5 0.25 0.10 0.2 3.8 6.15 5.85 5.2 4.8 3.7
technical drawings according to DIN specifications
1
4
12. Revision History
Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document. Revision No. History * * * * Put datasheet in a new template Pb-free logo on page 1 added New heading rows on Table "Absolute Maximum Ratings" on page 7 added Table "Ordering Information" on page 13 changed
4707B-AUTO-10/05
13
4707B-AUTO-10/05
Atmel Corporation
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759
Regional Headquarters
Europe
Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743
Japan
9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
(c) Atmel Corporation 2005. All rights reserved. Atmel (R), logo and combinations thereof, Everywhere You Are (R) and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
Printed on recycled paper.
4707B-AUTO-10/05


▲Up To Search▲   

 
Price & Availability of U6808B-MFPG3Y

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X